Saankhya Lab is developing an elastic RAN chip which will be open architecture sidelining the Current Open RAN architecture which still uses COTS (commercially off the shelf) hardware. Therefore, the software developed on top of it is truly interoperable from one chip set maker to another.
